Introduction
High-k gate dielectrics are considered to be the most promising candidates to meet the future ULSI application [1] . Of all the researched high-k materials, Gd 2 O 3 thin films have become much more attractive due to its high dielectric constant and excellent thermal stability [2] [3] . However, the current transportation mechanism and charge trapping characteristics of sputtered Gd 2 O 3 gate dielectrics are still not well developed. In this paper, we investigate the tunneling mechanism of Gd 2 O 3 thin films based on gate leakage current measured at elevated temperature. The interface states are characterized in both NMOS and PMOS with Gd 2 O 3 gate dielectrics and effectively reduced with increasing the PDA temperature. In addition, the silicon surface band bending characteristics are also proposed to identify the Gd 2 O 3 /Si interface.
Experiments
After standard RCA cleaning, the Gd 2 O 3 thin films were deposited by RF sputter at 150W. Some samples were treated with RTA from 500 to 900 o C for 30s. Finally, Al was evaporated as the gate and backside contact material. The key process flow of Al/Gd 2 O 3 /Si MISCAP was shown in Fig.1 . Besides, the electrical properties were analyzed by HP4284A for high frequency (100kHz) C-V characterization, and HP4156C for I-V and quasi-static C-V measurements. Al/Gd 2 O 3 /Si structures of as-deposited and 900 o C annealed samples were investigated by TEM images (Fig. 2 ) and the increase of the interfacial layer was observed due to the change of film composition after PDA treatment [4] .
Results and discussion

A. Current transportation mechanism of Gd 2 O 3
The temperature dependence of the gate leakage current was studied to realize the current transport mechanism. Figure 3 shows the gate leakage currents measured from 303 to 363K of the as-deposited and 600 o C PDA samples. As we can see, the experimental results well fit the (Frenkel-Poole) F-P mechanism as shown in the inset of Fig. 3 . Figure 4 presents the Arrhenius plots for the currents at several electric fields. The thermally activated behavior further supports that the carrier transportation in Gd 2 O 3 is F-P emission. The effective barrier heights, Φ B , derived from the as-deposited and 600 o C annealed samples were 0.97 and 1.62 eV, respectively (Fig. 5) . This implies that the PDA treatment effectively eliminates some shallow traps in Gd 2 O 3 thin films. Besides, the effective F-P barrier heights of all samples are listed in the inset table of Fig. 5 . B. Interface states characterization of Gd 2 O 3 Figure 6 demonstrates the normalized high frequency C-V characteristics and the interface states distribution of NMOS and PMOS with Gd 2 O 3 as gate dielectrics. The improved C-V distortion with higher PDA temperature annealing indicates that some acceptor-like interface states were eliminated [5] Figure 7 shows the quasi-static (QCs) and high frequency C-V characteristics of NMOS and PMOS samples with 900 o C PDA. The small capacitance offset between high frequency and quasi-static CV and almost the same inversion and accumulation capacitances were obtained. From ref. [6] , the integration for the equation 
over the quasi-static capacitance can reveal actual operation of the Al/Gd 2 O 3 /Si structure as illustrated in Fig. 8 . In addition, the interface states density Dit as a function of band gap energy by using the QCs/high frequency technique [7] was displayed in inset of Fig. 9 . The interface states density of Gd 2 O 3 gate dielectrics at mid-gap was observed and found to decrease with increasing PDA temperature due to elimination for defect vacancy of Gd 2 O 3 thin film (Fig. 9 ).
Conclusion
For the first time, the current transportation mechanism and interface states characterization of Gd 2 O 3 gate dielectrics were demonstrated. The effective barrier heights of Al/Gd 2 O 3 /Si MISCAP were extracted from well F-P fitting and lower interface states density was obtained in annealed Gd 2 O 3 thin films. These Gd 2 O 3 gate dielectrics are promising candidates for future ULSI application. 
